Hi there! I am an associate professor in the School of Electrical Sciences at IIT Goa. I literally live in a world of electronics. My research interests encompass various aspects of electronic circuits-from integrated ones to complex electronic systems. I am particularly interested in integrated circuits and systems used for high-speed communication applications.
Biography
-
Education
-
Doctor of Philosophy (PhD), 2010 - 2016,
Department of Electrical Engineering, IIT Bombay, Thesis Title: Continuous-Time Adaptive Equalizer for Analog Domain Signal Processing Based Low Power DP-QPSK Receivers, Supervisor: Prof. Shalabh Gupta
Bachelor of Technology (BTech), 2002 - 2006, Department of Electronics and Communication Engineering, Government Engineering College, Thrissur affiliated to University of Calicut, Kerala
Experience
-
Associate Professor,
School of Electrical Sciences, IIT Goa, November 2023 - Present
Assistant Professor, School of Electrical Sciences, IIT Goa, August 2017 - November 2023
Project Research Scientist, Department of Electrical Engineering, IIT Bombay, March 2016 - May 2017
Research Associate, Department of Electrical Engineering, IIT Bombay, September 2015 - March 2016
Teaching Assistant, Department of Electrical Engineering, IIT Bombay, January 2010 - December 2014
Lecturer, Department of Electronics and Communication Engineering, Government Engineering College, Thrissur, Kerala, August 2009 - December 2009
Project Engineer, Wipro Technolgies Ltd., Kochi, Kerala, October 2006 - July 2009
-
Doctor of Philosophy (PhD), 2010 - 2016,
Department of Electrical Engineering, IIT Bombay, Thesis Title: Continuous-Time Adaptive Equalizer for Analog Domain Signal Processing Based Low Power DP-QPSK Receivers, Supervisor: Prof. Shalabh Gupta
Teaching
-
Ongoing Courses
-
EE 232 Digital Circuits and Lab
EE 632 Analog Integrated Circuit Design
EE 638 System Design using HDL
Courses Taught
-
EE 101 Introduction to Electrical and Electronics Engineering (Co-instructor, Springs '20, '22, Autumn '20)
EE 101 Introduction to Electrical and Electronic Circuits (Co-instructor, Autumn '17, Summer '18)
CS 210 Digital Systems Design (Autumn '22)
CS 216 Digital Logic Design (Springs '18, '19, Autumn '19)
CS 254 Digital Logic Design Lab (Springs '18, '19, Autumn '19)
EE 214 Digital Circuits Lab (Springs '18, '19, Autumn '19)
EE 224 Digital Systems (Springs '18, '19, Autumn '19)
EE 232 Digital Circuits and Lab (Autumns '20, '21, '22, '23)
EE 292 Digital Circuits Lab (Autumn '21)
EE 308 Communication Systems (Co-instructor, Autumn '18)
EE 337 Microprocessors Lab (Autumn '18)
EE 612 Circuits and Systems for Communication (Spring '20)
EE 632 Analog Integrated Circuit Design (Autumn '20, Springs '22, '23, '24)
EE 634 Circuits and Systems for Communication (Spring '21, Autumn '21)
EE 636 VLSI Design (Springs '23, '24)
EE 638 System Design using HDL (Autumn '23)
-
EE 232 Digital Circuits and Lab
Research
-
Interests
-
High-Speed Integrated Circuits and Systems
VLSI for Communication
Coherent Optical Communication Systems
Optimization Techniques for Efficient Design of Analog Integrated Circuits
Electro-Photonic Integrated Circuits
Publications
[J12]. R. Rashid, K. Krishna, C. P. George, and N. Nambath, "Machine Learning Driven Global Optimisation Framework for Analog Circuit Design," Microelectronics Journal, vol. 151, pp. 106362, September 2024 [J11]. K. Krishna and N. Nambath, "High-Speed Cascode Cross-Coupled CMOS Dynamic Comparator with Auxiliary Inverter Pair," Microelectronics Journal, vol. 149, pp. 106239, July 2024 [C23]. R. K. Kottilingal and N. Nambath, "Performance Analysis of Under Water Optical Wireless Video Communication Systems," IEEE International Symposium on Circuits & Systems, Singapore, May 2024 [J10]. K. Krishna and N. Nambath, "Review on High-Speed Dynamic Comparators for Analog to Digital Converters," Journal of Circuits, Systems and Computers, vol. 33, no. 13, pp. 2430006, March 2024 [J9]. R. Rashid, G. Raghunath, V. Badugu, and N. Nambath, "Performance Evaluation of Evolutionary Algorithms for Analog Integrated Circuit Design Optimisation," Microelectronics Journal, vol. 141, pp. 105983, November 2023 [J8]. K. Krishna and N. Nambath, "Cascode Cross-Coupled Stage High-Speed Dynamic Comparator in 65 nm CMOS," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 31, no. 7, pp. 1083-1086, July 2023 [C22]. K. Krishna, R. Rashid, and N. Nambath, "Triple-Tail Common-Mode Insensitive High-Speed Dynamic Comparator for Analog In-Memory Computing Architectures," IEEE International Symposium on Circuits & Systems, Monterey, USA, May 2023 [C21]. V. Badugu, P. Bhatnagar, J. Girdhar, and N. Nambath, "Adaptive Algorithm Based Sensor-less Dual-Axis Solar Tracking System," IEEE Industrial Electronics and Applications Conference, Virtual, Malaysia, October 2022 [C20]. R. K. Kottilingal and N. Nambath, "Experimental Performance Analysis of Underwater Optical Wireless Communication Systems," IEEE Region 10 Symposium, Mumbai, India, July 2022 [J7]. R. Ashok, N. Nambath, and S. Gupta, "Carrier Phase Recovery and Compensation in Analog Signal Processing Based Coherent Receivers," IEEE/OSA Journal of Lightwave Technology, vol. 40, no. 8, pp. 2341-2347, April 2022 [J6]. R. Rashid and N. Nambath, "Area Optimisation of Two Stage Miller Compensated Op-Amp in 65 nm using Hybrid PSO," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 1, pp. 199-203, January 2022 [P4]. K. Krishna and N. Nambath, "Cascode Cross-Coupled Stage High-Speed Dynamic Comparator in 65 nm," arXiv preprint, arXiv:2112.05924, December 2021 [P3]. R. Rashid and N. Nambath, "Area Optimisation of Two Stage Miller Compensated Op-Amp in 65 nm using Hybrid PSO," arXiv preprint, arXiv:2106.09383, June 2021 [C19]. R. Rashid and N. Nambath, "Hybrid Particle Swarm Optimization Algorithm for Area Minimization in 65 nm Technology," IEEE International Symposium on Circuits & Systems, Daegu, Korea, May 2021 [J5]. N.B. Thaker, R. Ashok, S. Manikandan, N. Nambath, and S. Gupta, "A Cost-Effective Solution for Testing High-Performance Integrated Circuits," IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 11, no. 4, pp. 557-564, April 2021 [J4]. N. Nambath, R. Ashok, S. Manikandan, N. B. Thaker, M. Anghan, R. Kamran, S. Anmadwar, and S. Gupta, "All-Analog Adaptive Equalizer for Coherent Data Center Interconnects," IEEE/OSA Journal of Lightwave Technology, vol. 38, no. 21, pp. 5867-5874, November 2020 [J3]. R. Kamran, N. Nambath, S. Manikandan, R. Ashok, R. Jain, N. B. Thaker, and S. Gupta, "Demonstration of a Low-power, LO-less, DSP-free Coherent Receiver for Data Center Interconnects," Applied Optics, vol. 59, no. 7, pp. 2031-2041, March 2020 [P2]. N. Nambath, R. Ashok, S. Manikandan, N. B. Thaker, M. Anghan, R. Kamran, S. Anmadwar, and S. Gupta, "All-Analog Adaptive Equalizer for Coherent Data Center Interconnects," arXiv preprint, arXiv:1907.10275, July 2019 [P1]. R. Kamran, N. Nambath, S. Manikandan, R. Ashok, N. B. Thaker, M. Anghan, and S. Gupta, "Demonstration of an LO-less, DSP-free QPSK Receiver for Data Center Interconnects," arXiv preprint, arXiv:1907.07478, July 2019 [C18]. N. B. Thaker, R. Ashok, S. Manikandan, N. Nambath, and S. Gupta, "Transmission Line Design for Testing High-Speed Integrated Circuits with Differential Signals," IEEE Workshop on Signal and Power Integrity, Chambery, France, June 2019 [C17]. M. Anghan, R. Kamran, N. Gulati, N. Nambath, and S. Gupta, "Adaptive Polarization Control for Coherent Optical Links with Polarization Multiplexed Carrier," National Conference on Communications, Bangalore, India, February 2019 [C16]. P. Maheshwari, P. K. Sadhu, M. Deharia, N. Nambath, and S. Gupta, "A Quadrature-Phase Voltage Controlled Oscillator for Offset Phase and Frequency Compensation," International Conference on VLSI Design, Pune, India, January 2018 [C15]. R. Kamran, N. B. Thaker, M. Anghan, N. Nambath, and S. Gupta, "Demonstration of a Polarization Diversity Based SH-QPSK System with CMA-DFE Equalizer," Wireless and Optical Communication Conference, Newark, USA, May 2017 [C14]. N. Nambath, M. Anghan, N. B. Thaker, R. Ashok, R. Kamran, A. Mishra, and S. Gupta, "First Demonstration of an All Analog Adaptive Equalizer for Coherent DP-QPSK Links," The Optical Fiber Communication Conference and Exhibition, Los Angeles, USA, March 2017 [C13]. R. Ashok, N. Nambath, and S. Gupta, "An SG-DBR Laser Based Carrier Phase Recovery and Compensation Technique for Coherent Optical Receivers," The International Conference on Fiber Optics and Photonics, Kanpur, India, December 2016 [C12]. M. Ratwani, R. Kamran, N. Nambath, and S. Gupta, "Analog Domain Decision Feedback Equalizer for Repeater-less DP-QPSK Coherent Optical Links," Wireless and Optical Communication Conference, Chengdu, China, May 2016 [C11]. Y. Patil, A. Sharma, N. Nambath, and S. Gupta, "Analog Processing-Based Coherent Optical Receiver for 16 QAM with 12.5 Gbd Baud Rate," National Conference on Communications, Guwahati, India, March 2016 [C10]. S. Anmadwar, N. Nambath, and S. Gupta, "Wideband Active Delay Cell Design for Analog Domain Coherent DP-QPSK Optical Receiver," International Conference on VLSI Design, Kolkata, India, January 2016 [C9]. M. Ratwani, N. Nambath, R. Ashok, and S. Gupta, "A Die-on-Board PCB for Testing High-Speed Integrated Circuits," IEEE Applied Electromagnetics Conference, Guwahati, India, December 2015 [C8]. R. Ashok, N. Nambath, and S. Gupta, "Differentiator Based Frequency Detector for 100-Gb/s Analog Domain DP-QPSK Coherent Optical Receivers," IEEE Workshop on Recent Advances in Photonics, Bangalore, India, December 2015 [C7]. N. Nambath and S. Gupta, "A Novel Frequency Detector for DP-QPSK Receiver Using Sine-Cosine Sampling Method," IEEE Workshop on Recent Advances in Photonics, Bangalore, India, December 2015 [J2]. N. Nambath, R. Raveendranath, D. Banerjee, A. Sharma, A. Sankar, and S. Gupta, "Analog Domain Signal Processing-Based Low Power 100 Gb/s DP-QPSK Receiver," IEEE/OSA Journal of Lightwave Technology, vol. 33, no. 15, pp. 3189-3197, August 2015 [C6]. R. Raveendranath, N. Nambath, and S. Gupta, "Frequency Detector for Carrier Phase Synchronization in 50 Gbps QPSK Receiver in Analog Domain," IEEE International Broadband and Photonics Conference, Bali, Indonesia, April 2015 [C5]. N. Nambath and S. Gupta, "Continuous Time CMA Equalizer for Low Power Terabit/Second Optical Interconnects," IEEE Optical Interconnects Conference, San Diego, USA, April 2015 [C4]. N. Nambath and S. Gupta, "Low Power Terabit/second Optical Interconnects for Data Centers," IEEE International Conference on Signal Processing and Communications, Bangalore, India, July 2014 [J1]. N. Nambath, P. K. Moyade, A. Ansari, and S. Gupta, "Analog Domain Adaptive Equalizer for Low Power 40 Gbps DP-QPSK Receivers," Sadhana, vol. 39, part 2, April 2014 [C3]. N. Nambath, A. Gupta, and S. Gupta, "A Low Power 100 Gbps DP-QPSK Receiver using Analog Domain Signal Processing," International Conference on Computing, Networking and Communications, Signal Processing for Communications Symposium, San Diego, USA, January 2013 [C2]. A. Gupta, N. Nambath, and S. Gupta, "Analog Processing Based Carrier Phase Recovery and Equalization for Coherent Optical Receivers," IEEE International Conference on Signal Processing and Communications, Bangalore, India, July 2012 [C1]. P. K. Moyade, N. Nambath, A. Ansari, and S. Gupta, "Analog Processing Based Equalizer for 40 Gbps Coherent Optical Links in 90 nm CMOS," International Conference on VLSI Design, Hyderabad, India, January 2012
Patents
- S. Gupta, N. Nambath, A. Gupta, and P. K. Moyade, "Receiver for Coherent Optical Transport Systems Based on Analog Signal Processing and Method Thereof," US Patent 10,367,589
Projects
- "Study and realization of low Vpi Mach-Zender for OOK/BPSK/QPSK modulation up to 20 GHz" (PI), 2023-2026, Funded by ISRO
- "PIC based Tx and Rx with multiplexed optical channels employing polarization modulation and homodyne/heterodyne detection" (Co-PI), 2023-2026, Funded by ISRO
Sponsors
-
Intel Quartus Software Licenses are sponsored by Intel FPGA University Program
Synopsys University Software Program supports Synopsys Photonics System & PIC Tools for the year 2023-24
-
High-Speed Integrated Circuits and Systems
Students
-
PhD (Ongoing)
- Ria Rashid
- Kummarapalli Komala Krishna
- Rajeev Kumar K
- Akshay Gaonkar
MTech (Graduated)
- Tanu Kumari (with Dr. Sheron Figarado, 2024)
- Mohammad Salahuddin (with Dr. Sheron Figarado, 2023)
- Madhav Chugh (2021)
- Saurabh Kumar (with Dr. Kuntal Deka, 2021)
- Pamanj Balaji (with Dr. Sheron Figarado, 2021)
BTech (Graduated)
- Akshara Brijesh (2024)
- Harshal Wakade (2024)
- Akshat Meena (2023)
- Shailesh Shahu (2022)
- Gopavaram Raghunath (2021)
- Noopur Datar (with Dr. Sunil Paul, 2021)
- Sameehan Deodhar (with Dr. Kuntal Deka, 2021)
- Mohammad Tayyab (2020)
- B Vasant (2020)
Events and Talks
-
Talk on "Underwater Optical Communication Systems" in the Indo-French Workshop on Marine Science and Technology - Collaborative Research Directions and Outcomes for India and France at IIT Goa on 18th April, 2024
Talk on "Coherent Optical Communication Systems - An Integration Perspective" in the FDP titled "Enriching Technologies in Fiber Optical Communication and Networks" at VIT University on 18th April, 2023
Talk on "Digital VLSI Design using Open Source Tools" at Goa College of Engineering on 9th February, 2023
SPoC for Smart India Hackathon 2022 on 19th March, 2022
FDP on SoC Design Methodology using Intel FPGAs in association with Intel during 17th-19th February, 2022
Virtual Labs Hackathon organized by Institution's Innovation Council in association with Superproai during 9th-11th July, 2021
Track chair of 24th International Symposium on VLSI Design and Test held during 23rd-25th July, 2020
SPoC for Smart India Internal Hackathon 2020 on 4th and 5th February, 2020
Talk on "High Speed Integrated Circuits and Systems for Broadband Communication" in the Three Day Workshop conducted by School of Electrical Sciences during 5th-7th December, 2019
Beginner's Arduino Workshop for school students on 28th September, 2019
LaTeX for Beginners with Dr. Sashidhar Sampathirao on 17th August, 2018